

VERSION WITH MARKINGS TO SHOW CHANGES MADE**In the Title**

The Title has been amended as follows:

METHOD OF MAKING A SEMICONDUCTOR PACKAGE DEVICE THAT INCLUDES A CONDUCTIVE TRACE WITH RECESSED AND NON-RECESSED PORTIONS

In the Specification

The paragraph at page 10, lines 5-14 has been amended as follows:

FIGS. 1A and 1B are top and bottom perspective views, respectively, of semiconductor chip 110 which is an integrated circuit in which various transistors, circuits, interconnect lines and the like are formed (not shown). Chip 110 includes opposing major surfaces 112 and 114 and has a thickness of 200 microns between these surfaces. Surface 112 is an upper surface, and surface 114 is a lower surface. Surface 112 is the active surface and includes conductive pads 116 arranged in a single row and passivation layer 118. Pads 116 are substantially aligned with passivation layer 118 so that surface 112 is essentially flat. Alternatively, if desired, pads 116 can extend above or be recessed below passivation layer 118. Pads 116 provides bonding sites to electrically couple chip 110 with external circuitry. Thus, a particular pad 116 can be input/output pad or a power/ground pad. Pads 116 have a length and width of 70 microns.

The paragraph at page 16, lines 10-13 has been amended as follows:

FIG. 5C is an enlarged plan view of encircled detail 5C in FIG. 5A that shows a representative pad 116 and routing line 148 in greater detail. Since pad 116 and routing line 148 are not be-visible from surface 114 of chip 110, they are shown in phantom. Routing line 148 includes a distal end that overlaps pad 116.

The paragraph at page 19, lines 27-31 has been amended as follows:

A suitable wet chemical etch can be provided by the same solution used to form slots 128 and recessed portions 130, 132 and 134. The optimal etch time for exposing the structure to the wet chemical etch without excessively exposing the portions of leads 138 embedded in peripheral portion 166 and adjacent to inner side surfaces 174 after the selected copper has been removed can be established through trial and error.

The paragraph at page 23, line 23 to page 24, line 6 has been amended as follows:

At this stage, device 186 includes chip 110, conductive traces 150, adhesive 154, connection joints 180 and insulative housing 184. Conductive traces 150 each include a lead 138 that protrudes laterally from and extends through a side surface 162 of insulative housing 184, a terminal 146 that protrudes downwardly from and extends through bottom surface 164 of insulative housing 184, and a routing line 148 within insulative housing 184 that is integral with an associated terminal 146 and contacts an associated lead 138 and connection joint 180. Conductive traces 150 are electrically connected to pads 116 by connection joints 180 in one-to-one relation, and are electrically isolated from one another. Leads 138 are arranged in opposing rows that protrude laterally from and extend through opposing side surfaces 162 and are disposed between top surface 160 and bottom surface 164. Terminals 146 are arranged as an array that protrudes downwardly from and extends through bottom surface 164 and is disposed inside inner side surfaces 174. Furthermore, leads 138 and terminals 146 are spaced and separated from one another outside insulative housing 184, and leads 138 and terminals 146 are electrically connected to one another and to pads 116 inside insulative housing 184 and outside chip 110.

The paragraph at page 25, lines 16-24 has been amended as follows:

Advantageously, the present invention provides a semiconductor package device that has have a first electrode configuration for the test socket and a second electrode configuration for the next level assembly. The first electrode configuration is provided by the leads, and the second electrode configuration is provided by the terminals. As a result, the device is flexible enough to accommodate test sockets and printed circuit boards with different electrical contact

requirements. In other words, the leads can be optimized for mating with the test socket, and the terminals can be optimized for mating with the next level assembly. In this manner, the device can be tested using a standard test socket, and then attached to a printed circuit board with an entirely different contact arrangement than the test socket.

The paragraph at page 30, line 22 to page 31, line 9 has been amended as follows:

The connection joints can be formed from a wide variety of materials including copper, gold, nickel, palladium, tin, alloys thereof, and combinations thereof, can be formed by a wide variety of processes including electroplating, electroless plating, ball bonding, solder reflowing and conductive adhesive curing, and can have a wide variety of shapes and sizes. The shape and composition of the connection joints depends on the composition of the conductive traces as well as design and reliability considerations. Further details regarding an electroplated connection joint are disclosed in U.S. Application Serial No. 09/865,367 filed May 24, 2001 by Charles W.C. Lin entitled "Semiconductor Chip Assembly with Simultaneously Electroplated Contact Terminal and Connection Joint" which is incorporated by reference. Further details regarding an electrolessly plated connection joint are disclosed in U.S. Application Serial No. 09/864,555 filed May 24, 2001 by Charles W.C. Lin entitled "Semiconductor Chip Assembly with Simultaneously Electrolessly Plated Contact Terminal and Connection Joint" which is incorporated by reference. Further details regarding a ball bond connection joint are disclosed in U.S. Application Serial No. 09/864,773 filed May 24, 2001 by Charles W.C. Lin entitled "Semiconductor Chip Assembly with Ball Bond Connection Joint" which is incorporated by reference. Further details regarding a solder or conductive adhesive connection joint are disclosed in U.S. Application Serial No. 09/927,216 filed August 10, 2001 by Charles W.C. Lin entitled "Semiconductor Chip Assembly with Hardened Connection Joint" which is incorporated by reference.

The paragraph at page 32, lines 18-22 has been amended as follows:

For instance, if an optoelectronic chip is employed with a light sensitive cell and pads on the upper surface, the pads, adhesive, conductive traces and connection joints are disposed outside the light sensitive cell, and the insulative base is a transparent epoxy layer that is

deposited on the light sensitive cell, then the light sensitive cell will receive ~~be exposed to~~ light from the external environment that impinges upon and passes through the insulative base.

In the Claims

Claims 61-140 have been cancelled, and claims 141-220 have been added.

REMARKS

Claims 141-220 are pending. In this Response, claims 61-140 have been cancelled, and claims 141-220 have been added.

I. RESTRICTION REQUIREMENT

The Examiner has set forth the following restriction requirement:

<u>Species</u>	<u>Description</u>
1	A method comprising a recessed portion.
2	A method comprising a recessed portion and a pair of slots.
3	A method comprising a trace having a terminal and a lead and two insulative housing portions, with no recessed portion.
4	A method comprising two recessed portions and pair of slots.
5	A method comprising a terminal and a lead and an insulating housing, with no recessed portion.

The Examiner requires Applicant to elect a single species for prosecution on the merits and a listing of all claims readable thereon, including any claims subsequently added.

Applicant provisionally elects Species 1 with traverse. For Species 1, claims 141-220 are readable thereon. That is, claims 141-220 are a method comprising a recessed portion.

There must be a serious burden on the examiner if the restriction is required (M.P.E.P. § 803). Where the related inventions as claimed are shown to be distinct, the Examiner, in order to establish reasons for insisting upon restriction, must show by appropriate explanation one of the following: (A) separate classification thereof; (B) a separate status in the art when they are classifiable together; or (C) a different field of search (M.P.E.P. § 808.02).

The Examiner has not even attempted to explain why the various species would involve separate classification, separate status in the art, or a different field of search (M.P.E.P. § 808.02). Applicant believes this ignores the mandatory elements set forth in the M.P.E.P. and therefore is improper.

Therefore, Applicant requests that the restriction requirement be withdrawn. First, claims 141-220 read on Species 1, rendering the restriction requirement moot. Second, the Examiner has not demonstrated that examining the various species constitutes a serious burden, thereby rendering the restriction requirement improper.

II. AMENDMENTS

The Title, Specification and Claims have been amended to improve clarity. No new matter has been added.

III. FEES

The fee for additional claims 141-220 is calculated below:


For	Claims Remaining After Amendment	Highest Number Previously Paid For		Extra Claims	Rate		Additional Fee
Total Claims	80	80	=		x \$9	=	\$0
Independent Claims	7	8	=		x \$42	=	\$0
Multiple Dep. Claim	0	0				=	0
Total Fee						=	\$0

Accordingly, no fees are due.


IV. CONCLUSION

In view of the amendments and remarks set forth herein, the application is believed to be in condition for allowance. Should any issues remain, the Examiner is encouraged to telephone the undersigned attorney.

I hereby certify that this correspondence is being deposited with the United States Postal Service as First Class Mail in an envelope addressed to: Assistant Commissioner for Patents, Washington, D.C. 20231, on April 25, 2003.

 David M. Sigmond Attorney for Applicant	<u>4/25/03</u> Date of Signature
---	-------------------------------------

Respectfully submitted,



David M. Sigmond
Attorney for Applicant
Reg. No. 34,013
(303) 554-8371
(303) 554-8667 (fax)

Assistant Commissioner for Patents
Washington, D.C. 20231

Date: 04/25/03

Applicant: Cheng-Lien Chiang
Title: METHOD OF MAKING A SEMICONDUCTOR PACKAGE
DEVICE THAT INCLUDES A CONDUCTIVE TRACE
WITH RECESSED AND NON-RECESSED PORTIONS
Serial No.: 10/059,686
Filed: January 29, 2002
Docket No.: BDG005-1

Documents Enclosed:
Response (25 pages)
Request for Corrected Filing Receipt (2 pages)
This return postcard

